Intel Reveals Three Future Chip Technologies: CFET, GaN-Silicon Integration, and Ruthenium Interconnects
Original: 英特尔晒出未来芯片”三张底牌”：CFET、氮化镓+硅集成、钌互连
Intel showcases three advanced semiconductor technologies aimed at powering its next-generation chip roadmap.
Intel has publicly highlighted three foundational technologies it is betting on for future chip generations: Complementary Field-Effect Transistors (CFET), monolithic integration of Gallium Nitride with silicon, and ruthenium-based metal interconnects. Each addresses a distinct scaling bottleneck — transistor density, power efficiency, and wiring resistance — as the industry pushes beyond current gate-all-around node limits. Together, they signal Intel's strategy to remain competitive in both logic and power semiconductor manufacturing.
Intel has publicly surfaced three advanced semiconductor technologies it is positioning as key enablers of its future chip roadmap, according to a report by QbitAI. The three technologies — Complementary Field-Effect Transistors (CFET), monolithic Gallium Nitride and silicon co-integration, and ruthenium metal interconnects — each target a different layer of the chip scaling challenge that the entire semiconductor industry faces as it moves deeper into the angstrom era.
Free shows the 3-line summary; Pro unlocks the full deep summary (~300 words) so you never have to click through.
See Pro plans →Want the original English / full article?
Read on 量子位 QbitAI →Summaries are AI-generated; the original article is authoritative.